A calibrated 10 b 5 MS/s 28 nm CMOS successive-approximationregister ADC based on an integer-based split capacitor array is presented. The proposed ADC employs a split capacitor array to optimise the overall power consumption, chip area and linearity performance. An attenuation capacitor between two capacitor arrays is implemented with an integer multiple of unit capacitors rather than a fraction of unit capacitors. The proposed calibration of capacitors reduces the non-linearity error caused by device mismatches in the conventional split capacitor array. The measured prototype ADC which has an active die area of 0.063 mm 2 shows a maximum signal-to-noise-anddistortion ratio and spurious-free dynamic range of 59.25 and 70.44 dB, respectively, and consumes 42.5 μW at 0.7 V and 5 MS/s. Moreover, the measured differential non-linearity (NL) and integral NL are within 0.36 and 0.52 least significant bit, respectively, after calibration.
Introduction: Recently, there has been a growing interest in the Internet of things (IoT), which links to the inter-object network to provide faster and more immediate service. To optimise IoT applications, it is necessary to further develop small, low-power ADCs with a resolution of 10 b or higher and an operation speed of several MS/s. To meet these requirements, successive-approximation-register (SAR) ADCs [1] are frequently used as they are more competitive in terms of power consumption and chip area than a pipeline, delta-sigma or algorithmicstructure ADCs thanks to the nanometre-scaled CMOS process. In this Letter, to address growing needs in IoT applications, a 10 b 5 MS/s SAR ADC with a low voltage of 0.7 V is presented. The proposed ADC reduces the number of unit capacitors (C U ) as well as the chip area and power consumption by utilising DACs with an integer-based split capacitor array. In addition, the proposed ADC realises attenuation capacitors (C A ) as an integer multiple of C U , which is in contrast to C A of the conventional split capacitor array. At the same time, the proposed ADC employs calibration using variable capacitors (C X ) in order to minimise non-linearity (NL) caused by the parasitic capacitance at the top plate of the least significant bit (LSB) capacitor array. MSB array (6b) The proposed ADC is composed of the capacitor arrays, calibration DACs, a comparator and an SAR logic as shown in Fig. 1 . The capacitor array of the proposed ADC is based on an integer-based split capacitor array. The most SB (MSB) array and the LSB array determine 6 and 4 b, respectively. By applying C A , which is an integer multiple of C U , the proposed ADC is able to minimise linearity degradation caused by mismatches between C A and the capacitor array, as often observed in conventional split capacitor arrays. Commonly, a split capacitor array using C A degrades linearity performance due to the parasitic capacitance at the top plate of LSB array and C A . However, the capacitor array of the proposed ADC alleviates this issue by instead applying C X for calibration on the LSB array. Furthermore, by applying the composite switching method [2] and simultaneously using the least capacitor of the LSB capacitor array with two capacitors serially, the proposed ADC is able to reduce the required MSB capacitor as 2 5 C U . As a result, the total number of capacitors employed in the capacitor array of the proposed ADC is 77, which is just 7.5% of 1024 required for the conventional 10 b binary-weighted capacitor array.
Split capacitor array with an integer multiple of C U and calibration: The conventional split capacitor array often degrades linearity due to the capacitor mismatch between the capacitor array and C A , which is a non-integer multiple of C U , as shown in Fig. 2a . There are existing techniques [3] to alleviate linearity degradation by integrating C A as to be an integer multiple of C U . However, there is still a limit to the number of C U s that can be reduced. The proposed capacitor array reduces the number of C U s to 77 by setting C A as an integer multiple of C U , 4C U , as shown in Fig. 2b . In this case, the dummy capacitors of 4C U , which are additionally required for the LSB array for the binaryweighted capacitor array, are employed as C X for calibration. However, the proposed ADC can have a different weighted value for the LSB array (W LSB ) due to the parasitic capacitance at the top plate of the LSB array (C PL ) and the parasitic capacitance of the C A (C PA ) as shown in (1), (2) and Fig. 3 . The error of the weighted value for the LSB array (W LSB,error ) is calculated in (2) , and the greater the difference between W LSB and W LSB,error , the worst the linearity of the proposed ADC
C MSB = MSB capacitor array C LSB = LSB capacitor array Fig. 3 Parasitic capacitance of proposed split capacitor array Therefore, the proposed ADC employs a calibration scheme using the variable capacitor topology as shown in Fig. 4 to alleviate the linearity degradation caused by C PL and C PA . The variable capacitor topology for C X is composed of 17 unit capacitors of C ′ U aligned in a binaryweighted structure as shown in Fig. 4b , and the capacitance of C X is controlled by a 5 b external digital code. Accordingly, if W LSB,error occurs due to C PL and C PA , as shown in Fig. 4a, The measured static and dynamic performances of the prototype ADC are shown in Figs. 6 and 7. The differential NL (DNL) and integral NL (INL) in Fig. 6a have large transitions in every 32-code cycles due to C PL and C PA . However, in the DNL and INL after calibration as shown in Fig. 6b , the transitions which used to occur in every 32-code cycles do not exist. In addition, harmonics generated in the fast Fourier transform (FFT) waveform in Fig. 7a are removed after calibration as seen in the FFT waveform in Fig. 7b . As a result, the measured maximum DNL and INL are enhanced from 0.88 to 0.36 and 1.72 to 0.52 LSB, respectively. The measured signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are also improved from 48.17 to 59.25 and 60.15 to 70.44 dB at the Nyquist frequency, respectively. The performance summary and comparison of the prototype ADC are summarised in Table 1 .
Conclusion: This Letter proposes a low-power, small-area and highlinearity calibrated 10 b 5 MS/s SAR ADC for IoT applications implemented in a 28 nm CMOS process. The proposed ADC adopts a DAC structure with an integer-based split capacitor array to realise a low-power and small-area ADC. Furthermore, by employing a calibration scheme based on the variable capacitor to the LSB array, the proposed ADC is able to reduce linearity degradation caused by the parasitic capacitance of the top plate of the LSB array and C A , thereby achieving high linearity. The proposed ADC is implemented in a 28 nm CMOS process, and the active die area of the chip is 0.063 mm 
